Abstract: To effectively protect the cross-power-domain interface circuits from electrostatic discharge (ESD) damages, a PMOS-based local ESD clamp was proposed in this work. The test circuits of prior and proposed designs have been implemented in silicon chip. The proposed design has the small chip area, low leakage current, and low peak transient voltage; therefore, it can help to reduce the overstress voltages across the interface circuits under ESD tests. With the better performances, the proposed local ESD clamp can be a better solution for cross-power-domain interface circuits.
Introduction
Multiple power domains are used in a chip, such as digital/analog circuit blocks, mixed-voltage circuit blocks, 3-dimension (3D) integrations, and other specified circuit considerations. To evaluate the ESD robustness of the chip, the ESD tests across separated power domains are also specified in the ESD-test standards [1] . These ESD tests may cause damages at cross-power-domain interface circuits beyond the ESD protection circuits of I/O cells [2, 3] . Therefore, several ESD protection designs have been presented to avoid ESD damages at the cross-powerdomain interface circuits [4, 5, 6, 7] . The back-to-back diodes have been generally used to connect the separated power domains, as shown in Fig. 1 . The back-to-back diodes with the assistance of power-rail ESD clamp circuits can conduct the ESD currents under cross-power-domain ESD stresses. To further reduce the overstress voltages across the interface circuits, the local ESD clamp has been applied to the separated power domains [6, 7] , as shown in Fig. 1 . Although the primary ESD currents are discharged through the back-to-back diodes and power-rail ESD clamp circuits, the local ESD clamp can help to reduce the overstress voltages across the interface circuits. The local ESD clamp must be rapidly triggered and have low clamping voltage. Besides, the area and leakage current must be considered during the circuit design [8, 9] . For example, Fig. 2(a) shows a prior design of the local ESD clamp [7] . It was known the leakage current of NMOS was often larger than that of PMOS with the same dimension in advanced CMOS process [10] . In this work, one improved local ESD clamp with PMOS-based design for the cross- power-domain interface circuits is proposed and verified in a 0.18 µm CMOS process.
Design and verification of local ESD clamp
In order to effectively protect the cross-power-domain interface circuits from ESD damages, the turn-on speed of local ESD clamp is wished to be as fast as better. The initial-on ESD protection concept with PMOS-based ESD clamp was ever presented in the literature [11, 12] . The PMOS device is initially on as the IC is floating without any power bias, but it is kept off as the IC is in the normal circuit operation conditions. In this work, the PMOS-based ESD clamp is further applied to the local ESD clamp. Fig. 2(b) shows the proposed design with the initial-on concept. In this design, six transistors are designed to control the clamp device of PMOS (M Pclamp ). Under ESD stress condition, the gate of M Pclamp is biased at low voltage, and the M Pclamp is turned on to protect the interface circuits. While normal circuit operating condition, the gate of M Pclamp is biased at high voltage, and the M Pclamp is kept off.
Both prior and proposed designs have been designed and simulated in a 0.18 µm CMOS process. In both circuits, the dimensions of clamp devices (M Nclamp and M Pclamp ) are 120 µm/0.36 µm. In order to observe the turn-on behavior of the local ESD clamp, the transmission-line-pulsing (TLP) system is used to generate the pulses in the time domain of ESD event. The transient voltage and current waveforms can be captured. For example, as the ESD-like pulse is equal to ∼60 mA in quasi-static state, Fig. 6 shows the measured voltage and current waveforms. The proposed design has the lower peak transient voltage across the local ESD clamp, so it can be used to effectively protect the cross-power-domain interface circuits.
Under normal circuit operating condition, both test circuits are kept off with some leakage current. As 3.3 V supplied across local ESD clamp, the leakage currents of prior and proposed designs at room temperature are 1.03 nA and 0.36 nA, respectively. All the design parameters and measured characteristics are summarized in Table I .
Comparison
The local ESD clamp with small chip area, low leakage current, and low peak transient voltage is desired. The figure of merit (FOM) used in this work:
where Area means the chip area of local ESD clamp, Leakage is measured under 3.3 V bias at room temperature, and V peak denotes the peak transient voltage. Table I . Therefore, the proposed design can achieve the better FOM.
Conclusion
The new local ESD clamp realized with the initial-on concept is proposed for crosspower-domain interface circuits. Verified in silicon chip, the proposed design has the small chip area, low leakage current, and low peak transient voltage. Such local ESD clamp can help to efficiently protect the cross-power-domain interface circuits from ESD damages.
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